# Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL 


#### Abstract

General Description The MAX7032 crystal-based, fractional-N transceiver is designed to transmit and receive ASK/OOK or FSK data in the 300 MHz to 450 MHz frequency range with data rates up to 33kbps (Manchester encoded) or 66 kbps (NRZ encoded). This device generates a typical output power of +10 dBm into a $50 \Omega$ load, and exhibits typical sensitivities of -114 dBm for ASK data and -110dBm for FSK data. The MAX7032 features separate transmit and receive pins (PAOUT and LNAIN) and provides an internal RF switch that can be used to connect the transmit and receive pins to a common antenna. The MAX7032 transmit frequency is generated by a 16bit, fractional-N, phase-locked loop (PLL), while the receiver's local oscillator (LO) is generated by an inte-ger-N PLL. This hybrid architecture eliminates the need for separate transmit and receive crystal reference oscillators because the fractional-N PLL allows the transmit frequency to be set within 2 kHz of the receive frequency. The 12-bit resolution of the fractional-N PLL allows frequency multiplication of the crystal frequency in steps of fXTAL / 4096. Retaining the fixed-N PLL for the receiver avoids the higher current drain requirements of a fractional-N PLL and keeps the receiver current drain as low as possible. The fractional-N architecture of the MAX7032 transmit PLL allows the transmit FSK signal to be programmed for exact frequency deviations, and completely eliminates the problems associated with oscillator-pulling FSK signal generation. All frequency-generation components are integrated on-chip, and only a crystal, a 10.7 MHz IF filter, and a few discrete components are required to implement a complete antenna/digital data solution. The MAX7032 is available in a small $5 \mathrm{~mm} \times 5 \mathrm{~mm}$, 32-pin, thin QFN package, and is specified to operate in the automotive $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range. General Description


## Applications

2-Way Remote Keyless Entry
Security Systems
Home Automation
Remote Controls
Remote Sensing
Smoke Alarms
Garage Door Openers
Local Telemetry Systems

Features<br>- +2.1V to +3.6 V or +4.5 V to +5.5 V Single-Supply Operation<br>- Single Crystal Transceiver<br>- User-Adjustable 300MHz to 450MHz Carrier Frequency<br>- ASK/OOK and FSK Modulation<br>- User-Adjustable FSK Frequency Deviation Through Fractional-N PLL Register<br>- Agile Transmitter Frequency Synthesizer with fXtAL / 4096 Carrier-Frequency Spacing<br>- +10dBm Output Power into $50 \Omega$ Load<br>- Integrated TX/RX Switch<br>- Integrated Transmit and Receive PLL, VCO, and Loop Filter<br>- > 45dB Image Rejection<br>- Typical RF Sensitivity*<br>ASK: -114dBm<br>FSK: -110dBm<br>- Selectable IF Bandwidth with External Filter<br>- RSSI Output with High Dynamic Range<br>- Autopolling Low-Power Management<br>- <12.5mA Transmit-Mode Current<br>- < 6.7mA Receive-Mode Current<br>- <23.5 $\mu \mathrm{A}$ Polling-Mode Current<br>- < 800nA Shutdown Current<br>- Fast-On Startup Feature, < 250 $\mathbf{~ s}$<br>- Small 32-Pin, Thin QFN Package

*0.2\% BER, 4kbps Manchester-encoded data, 280kHz IF BW, average RF power

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE | PKG <br> CODE |
| :---: | :---: | :---: | :---: |
| MAX7032ATJ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 32 Thin QFN-EP** | T3255-3 |

${ }^{* *} E P=$ Exposed paddle.

Pin Configuration, Typical Application Circuit, and Functional Diagram appear at end of data sheet.

## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

## ABSOLUTE MAXIMUM RATINGS

HVin to GND. PAVDD, $A V_{D D}, ~ D V_{D D}$ to GND -0.3 V to +6.0 V -0.3 V to +4.0 V ENABLE, T//R, DATA, $\overline{\mathrm{CS}}$, DIO, SCLK, CLKOUT to
GND ....................................................-0.3V to (HVIN + 0.3V)
All Other Pins to GND. $\qquad$ -0.3 V to (_VDD +0.3 V )

Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$
32-Pin Thin QFN (derate $21.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).... 1702 mW
Operating Temperature Range ......................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature Range $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) $\qquad$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

(Typical Application Circuit, $50 \Omega$ system impedance, $A V_{D D}=D V_{D D}=P_{A V D D}=H V_{I N}=+2.1 \mathrm{~V}$ to $+3.6 \mathrm{~V}, f_{R F}=300 \mathrm{MHz}$ to $450 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at AV DD $=D V_{D D}=P A V_{D D}=H V_{I N}=+2.7 \mathrm{~V}, T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage (3V Mode) | VDD | $H V_{I N}, P A V_{D D}, A V_{D D}$, and DV $V_{D D}$ connected to power supply |  | 2.1 | 2.7 | 3.6 | V |
| Supply Voltage (5V Mode) | HVIN | $P A V_{D D}, A V_{D D}$, and $D V_{D D}$ unconnected from $\mathrm{HV}_{\mathrm{IN}}$, but connected together |  | 4.5 | 5.0 | 5.5 | V |
| Supply Current | IDD | Transmit mode, PA off, VDATA at 0\% duty cycle (ASK) (Note 2) | $\mathrm{f}_{\mathrm{RF}}=315 \mathrm{MHz}$ |  | 3.5 | 5.4 | mA |
|  |  |  | $\mathrm{f}_{\mathrm{RF}}=434 \mathrm{MHz}$ |  | 4.3 | 6.7 |  |
|  |  | Transmit mode, VDATA at 50\% duty cycle (ASK) (Notes 3, 4) | $\mathrm{ffF}^{\text {a }}=315 \mathrm{MHz}$ |  | 7.6 | 12.3 |  |
|  |  |  | $\mathrm{fRF}^{\text {a }}$ 434MHz |  | 8.4 | 13.6 |  |
|  |  | Transmit mode, VDATA at 100\% duty cycle (FSK) | $\mathrm{fRF}=315 \mathrm{MHz}($ Note 4) |  | 11.6 | 19.1 |  |
|  |  |  | $\mathrm{frFF}=434 \mathrm{MHz}$ (Note 2) |  | 12.4 | 20.4 |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}, \\ & \text { typ at }+25^{\circ} \mathrm{C} \\ & \text { (Note 4) } \end{aligned}$ | Receiver (ASK 315MHz) |  | 6.1 | 7.9 | mA |
|  |  |  | Receiver (ASK 434MHz) |  | 6.4 | 8.3 |  |
|  |  |  | Receiver (FSK 315MHz) |  | 6.4 | 8.4 |  |
|  |  |  | Receiver (FSK 434MHz) |  | 6.7 | 8.7 |  |
|  |  |  | DRX (3V mode) |  | 23.4 | 77.3 | $\mu \mathrm{A}$ |
|  |  |  | DRX (5V mode) |  | 67.2 | 94.4 |  |
|  |  |  | Deep-sleep (3V mode) |  | 0.8 | 8.8 |  |
|  |  |  | Deep-sleep (5V mode) |  | 2.4 | 10.9 |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C} \\ & \text { typ at }+125^{\circ} \mathrm{C} \\ & \text { (Note 2) } \end{aligned}$ | Receiver (ASK 315MHz) |  | 6.4 | 8.2 | mA |
|  |  |  | Receiver (ASK 434MHz) |  | 6.7 | 8.4 |  |
|  |  |  | Receiver (FSK 315MHz) |  | 6.8 | 8.7 |  |
|  |  |  | Receiver (FSK 434MHz) |  | 7.0 | 8.8 |  |
|  |  |  | DRX (3V mode) |  | 33.5 | 103.0 | $\mu \mathrm{A}$ |
|  |  |  | DRX (5V mode) |  | 82.3 | 116.1 |  |
|  |  |  | Deep-sleep (3V mode) |  | 8.0 | 34.2 |  |
|  |  |  | Deep-sleep (5V mode) |  | 14.9 | 39.3 |  |
| Voltage Regulator | VREG | HVIN $=5 \mathrm{~V}, \mathrm{~L}$ LOAD $=15 \mathrm{~mA}$ |  |  | 3.0 |  | V |

$\qquad$

## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

## DC ELECTRICAL CHARACTERISTICS (continued)

(Typical Application Circuit, $50 \Omega$ system impedance, $\mathrm{AV}_{\mathrm{DD}}=\mathrm{DV}_{\mathrm{DD}}=\mathrm{P}_{\mathrm{AVDD}}=\mathrm{HV} / \mathrm{N}=+2.1 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{f}_{\mathrm{RF}}=300 \mathrm{MHz}$ to $450 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{AV}_{\mathrm{DD}}=\mathrm{DV} \mathrm{V}_{\mathrm{DD}}=\mathrm{PAV}$ DD $=\mathrm{HV} \operatorname{IN}=+2.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| DIGITAL I/O |  |  |  |  |
| Input High Threshold | $\mathrm{V}_{\mathrm{IH}}$ | (Note 2) | $0.9 \times \mathrm{HV}$ IN | V |
| Input Low Threshold | $\mathrm{V}_{\mathrm{IL}}$ | (Note 2) | $0.1 \times \mathrm{HV}$ IN | V |
| Pulldown Sink Current |  | SCLK, ENABLE, T//ె, DATA (HVIN = 5.5V) | 20 | $\mu \mathrm{A}$ |
| Pullup Source Current |  | $\mathrm{DIO}, \overline{\mathrm{CS}}(\mathrm{HV}$ IN $=5.5 \mathrm{~V})$ | 20 | $\mu \mathrm{A}$ |
| Output-Low Voltage | VOL | ISINK $=500 \mu \mathrm{~A}$ | 0.15 | V |
| Output-High Voltage | VOH | ISOURCE $=500 \mu \mathrm{~A}$ | $\begin{gathered} \mathrm{HV} \text { IN - } \\ 0.26 \end{gathered}$ | V |

## AC ELECTRICAL CHARACTERISTICS

(Typical Application Circuit, $50 \Omega$ system impedance, $A V_{D D}=D V_{D D}=P A V_{D D}=H V_{I N}=+2.1 \mathrm{~V}$ to +3.6 V , $f_{R F}=300 \mathrm{MHz}$ to $450 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at PAV DD $=A V_{D D}=D V_{D D}=H V_{\mathbb{I N}}=+2.7 \mathrm{~V}, \mathrm{~T}_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GENERAL CHARACTERISTICS |  |  |  |  |  |  |  |
| Frequency Range |  |  |  | 300 |  | 450 | MHz |
| Maximum Input Level | PrFIN |  |  |  | 0 |  | dBm |
| Transmit Efficiency 100\% Duty Cycle |  | $\mathrm{f}_{\mathrm{RF}}=315 \mathrm{MHz}$ (Note 6) |  |  | 32 |  | \% |
|  |  | $\mathrm{f}_{\mathrm{RF}}=434 \mathrm{MHz}$ (Note 6) |  |  | 30 |  |  |
| Transmit Efficiency 50\% Duty Cycle |  | $\mathrm{f}_{\text {RF }}=315 \mathrm{MHz}$ (Note 6) |  |  | 24 |  | \% |
|  |  | $\mathrm{f}_{\mathrm{RF}}=434 \mathrm{MHz}$ ( Note 6) |  |  | 22 |  |  |
| Power-On Time | ton | ENABLE or $T / \bar{R}$ transition low to high, transmitter frequency settled to within 50 kHz of the desired carrier |  |  | 200 |  | $\mu \mathrm{s}$ |
|  |  | ENABLE or $T / \bar{R}$ transition low to high, transmitter frequency settled to within 5 kHz of the desired carrier |  |  | 350 |  |  |
|  |  | ENABLE transition low to high, or $T / \bar{R}$ transition high to low receiver startup time (Note 5) |  |  | 250 |  |  |
| RECEIVER |  |  |  |  |  |  |  |
| Sensitivity |  | $0.2 \%$ BER, 4kbps <br> Manchester data rate, 280 kHz IF BW, $\pm 50 \mathrm{kHz}$ FSK deviation, average power | ASK (315MHz) |  | -114 |  | dBm |
|  |  |  | ASK ( 434 MHz ) |  | -113 |  |  |
|  |  |  | FSK ( 315 MHz ) |  | -110 |  |  |
|  |  |  | FSK (434MHz) |  | -107 |  |  |
| Image Rejection |  | (Note 8) |  |  | 46 |  | dB |

## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

## AC ELECTRICAL CHARACTERISTICS (continued)

(Typical Application Circuit, $50 \Omega$ system impedance, $A V_{D D}=D V_{D D}=P A V_{D D}=H V_{I N}=+2.1 \mathrm{~V}$ to +3.6 V , $\mathrm{f}_{\mathrm{RF}}=300 \mathrm{MHz}$ to $450 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at PAV DD $=A V_{D D}=D V_{D D}=H V_{I N}=+2.7 \mathrm{~V}, \mathrm{~T}_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER AMPLIFIER |  |  |  |  |  |  |  |
| Output Power | Pout | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (Note 4) |  | 4.6 | 10.0 | 15.5 | dBm |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}, A \mathrm{~V}_{\mathrm{DD}}=\mathrm{DV} \mathrm{~V}_{\mathrm{DD}}=\mathrm{HV} \mathrm{I}_{\mathrm{IN}}= \\ & \mathrm{PAV}_{\mathrm{DD}}=+2.1 \mathrm{~V}(\text { Note 2) } \end{aligned}$ |  | 3.9 | 6.7 |  |  |
|  |  | $\begin{aligned} & \mathrm{T}_{A}=-40^{\circ} \mathrm{C}, A \mathrm{~V}_{\mathrm{DD}}=\mathrm{DV} \mathrm{VDD}_{\mathrm{DD}}=\mathrm{HV} \text { IN }= \\ & \mathrm{PAV} V_{D D}=+3.6 \mathrm{~V}(\text { Note } 4) \end{aligned}$ |  |  | 13.1 | 15.8 |  |
| Modulation Depth |  |  |  |  | 82 |  | dB |
| Maximum Carrier Harmonics |  | With output-matching network |  |  | -40 |  | dBc |
| Reference Spur |  |  |  |  | -50 |  | dBc |
| PHASE-LOCKED LOOP |  |  |  |  |  |  |  |
| Transmit VCO Gain | Kvco |  |  |  | 340 |  | MHz/V |
| Transmit PLL Phase Noise |  | 10kHz offset, 200kHz loop BW |  | -68 |  |  | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 1 MHz offset, 200 kHz loop BW |  | -98 |  |  |  |
| Receive VCO Gain |  |  |  | 340 |  |  | $\mathrm{MHz} / \mathrm{V}$ |
| Receive PLL Phase Noise |  | 10kHz offset, 500kHz loop BW |  |  | -80 |  | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 1 MHz offset, 500 kHz loop BW |  | -90 |  |  |  |
| Loop Bandwidth |  | Transmit PLL |  | 200 |  |  | kHz |
|  |  | Receive PLL |  | 500 |  |  |  |
| Minimum Transmit Frequency Step |  |  |  | $\begin{gathered} \text { fXTAL/ } \\ 4096 \end{gathered}$ |  |  | kHz |
| Reference Frequency Input Level |  |  |  | 0.5 |  |  | VP-P |
| Programmable Divider Range |  | In transmit mode (Note 4) |  | 20 |  | 27 |  |
| LOW-NOISE AMPLIFIER/MIXER (Note 9) |  |  |  |  |  |  |  |
| LNA Input Impedance | ZINLNA | Normalized to $50 \Omega$ | $\mathrm{f}_{\mathrm{RF}}=315 \mathrm{MHz}$ | 1-j4.7 |  |  | dB |
|  |  |  | $\mathrm{f}_{\mathrm{RF}}=434 \mathrm{MHz}$ | 1-j3.3 |  |  |  |
| Voltage-Conversion Gain |  | High-gain state | $\mathrm{f}_{\mathrm{RF}}=315 \mathrm{MHz}$ | 50 |  |  |  |
|  |  |  | $\mathrm{fRF}^{\text {r }}=434 \mathrm{MHz}$ | 45 |  |  |  |
|  |  | Low-gain state | $\mathrm{f}_{\mathrm{RF}}=315 \mathrm{MHz}$ | 13 |  |  |  |
|  |  |  | $\mathrm{fRF}^{\text {a }}=434 \mathrm{MHz}$ | 9 |  |  |  |
| Input-Referred 3rd-Order Intercept Point | IIP3 | High-gain state |  | -42 |  |  | dBm |
|  |  | Low-gain state |  |  | -6 |  |  |
| Mixer Output Impedance |  |  |  |  | 330 |  | $\Omega$ |
| LO Signal Feedthrough to Antenna |  |  |  |  | -100 |  | dBm |
| RSSI |  |  |  |  |  |  |  |
| Input Impedance |  |  |  |  | 330 |  | $\Omega$ |
| Operating Frequency | fiF |  |  |  | 10.7 |  | MHz |
| 3dB Bandwidth |  |  |  |  | 10 |  | MHz |

## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

## AC ELECTRICAL CHARACTERISTICS (continued)

(Typical Application Circuit, $50 \Omega$ system impedance, $A V_{D D}=D V_{D D}=P A V_{D D}=H V_{I N}=+2.1 \mathrm{~V}$ to +3.6 V , $\mathrm{f}_{\mathrm{RF}}=300 \mathrm{MHz}$ to $450 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at PAV DD $=A V_{D D}=D V_{D D}=H V I N=+2.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Gain |  |  | 15 |  | mV/dB |
| FSK DEMODULATOR |  |  |  |  |  |
| Conversion Gain |  |  | 2.0 |  | $\mathrm{mV} / \mathrm{kHz}$ |
| ANALOG BASEBAND |  |  |  |  |  |
| Maximum Data Filter Bandwidth |  |  | 50 |  | kHz |
| Maximum Data Slicer Bandwidth |  |  | 100 |  | kHz |
| Maximum Peak Detector Bandwidth |  |  | 50 |  | kHz |
| Maximum Data Rate |  | Manchester coded | 33 |  | kbps |
|  |  | NRZ | 66 |  |  |
| CRYSTAL OSCILLATOR |  |  |  |  |  |
| Crystal Frequency | fXtaL |  | $\begin{gathered} \left(\mathrm{f}_{\mathrm{RF}}-10.7\right) \\ \mathrm{l} 24 \end{gathered}$ |  | MHz |
| Maximum Crystal Inductance |  |  | 50 |  | mH |
| Frequency Pulling by $\mathrm{V}_{\text {DD }}$ |  |  | 2 |  | ppm/V |
| Crystal Load Capacitance |  | (Note 7) | 4.5 |  | pF |
| SERIAL INTERFACE TIMING CHARACTERISTICS (see Figure 7) |  |  |  |  |  |
| Minimum SCLK Setup to Falling Edge of $\overline{C S}$ | tsc |  | 30 |  | ns |
| Minimum $\overline{\mathrm{CS}}$ Falling Edge to SCLK Rising-Edge Setup Time | tCSS |  | 30 |  | ns |
| Minimum $\overline{\text { CS }}$ Idle Time | tcsi |  | 125 |  | ns |
| Minimum $\overline{\mathrm{CS}}$ Period | tcs |  | 2.125 |  | $\mu \mathrm{s}$ |
| Maximum SCLK Falling Edge to Data Valid Delay | too |  | 80 |  | ns |
| Minimum Data Valid to SCLK Rising-Edge Setup Time | tDS |  | 30 |  | ns |
| Minimum Data Valid to SCLK Rising-Edge Hold Time | tD |  | 30 |  | ns |
| Minimum SCLK High Pulse Width | tch |  | 100 |  | ns |
| Minimum SCLK Low Pulse Width | tCL |  | 100 |  | ns |
| Minimum $\overline{\mathrm{CS}}$ Rising Edge to SCLK Rising-Edge Hold Time | tCSH |  | 30 |  | ns |
| Maximum $\overline{\mathrm{CS}}$ Falling Edge to Output Enable Time | tDV |  | 25 |  | ns |
| Maximum $\overline{\mathrm{CS}}$ Rising Edge to Output Disable Time | tTR |  | 25 |  | ns |

## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

## AC ELECTRICAL CHARACTERISTICS (continued)

(Typical Application Circuit, $50 \Omega$ system impedance, $\mathrm{AV}_{\mathrm{DD}}=\mathrm{DV}_{\mathrm{DD}}=\mathrm{PAV}_{D D}=\mathrm{HV} \operatorname{IN}=+2.1 \mathrm{~V}$ to +3.6 V , $\mathrm{f}_{\mathrm{RF}}=300 \mathrm{MHz}$ to $450 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at PAV DD $=A V_{D D}=\mathrm{DV}$ DD $=H V_{I N}=+2.7 \mathrm{~V}, \mathrm{~T}_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

Note 1: Supply current, output power, and efficiency are greatly dependent on board layout and PAOUT match.
Note 2: $100 \%$ tested at $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$. Guaranteed by design and characterization overtemperature.
Note 3: $50 \%$ duty cycle at 10 kHz ASK data (Manchester coded).
Note 4: Guaranteed by design and characterization. Not production tested.
Note 5: Time for final signal detection; does not include baseband filter settling.
Note 6: Efficiency = POUT / (VDD x IDD).
Note 7: Dependent on PC board trace capacitance.
Note 8: The oscillator register (0x05) is set to the nearest integer result of fxtal / 100kHz (see the Oscillator Frequency Register section).
Note 9: Input impedance is measured at the LNAIN pin. Note that the impedance at 315 MHz includes the 12 nH inductive degeneration from the LNA source to ground. The impedance at 434 MHz includes a 10 nH inductive degeneration connected from the LNA source to ground. The equivalent input circuit is approximately $50 \Omega$ in series with $\sim 2.2 \mathrm{pF}$. The voltage conversion is measured with the LNA input matching inductor, the degeneration inductor, and the LNA/mixer tank in place, and does not include the IF filter insertion loss.

## Typical Operating Characteristics

(Typical Operating Circuit, PAV ${ }_{D D}=\mathrm{AV}_{\mathrm{DD}}=\mathrm{DV}$ DD $=\mathrm{HV}$ IN $=+3.0 \mathrm{~V}, \mathrm{f}_{\mathrm{RF}}=433.92 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, IF BW $=280 \mathrm{kHz}$, data rate $=$ 4 kbps Manchester encoded, frequency deviation $= \pm 50 \mathrm{kHz}, \mathrm{BER}=0.2 \%$ average RF power, unless otherwise noted.)

## RECEIVER



# Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL 

## Typical Operating Characteristics (continued)

(Typical Operating Circuit, PAV ${ }_{D D}=A V_{D D}=D V_{D D}=H V_{I N}=+3.0 \mathrm{~V}, \mathrm{f}_{\mathrm{RF}}=433.92 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, $\mathrm{IF} \mathrm{BW}=280 \mathrm{kHz}$, data rate $=$ 4 kbps Manchester encoded, frequency deviation $= \pm 50 \mathrm{kHz}, \mathrm{BER}=0.2 \%$ average RF power, unless otherwise noted.)


## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

Typical Operating Characteristics (continued)
(Typical Operating Circuit, PAV ${ }_{D D}=A V_{D D}=D V_{D D}=H V_{I N}=+3.0 \mathrm{~V}, \mathrm{fRF}=433.92 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, IF BW $=280 \mathrm{kHz}$, data rate $=$ 4 kbps Manchester encoded, frequency deviation $= \pm 50 \mathrm{kHz}, \mathrm{BER}=0.2 \%$ average RF power, unless otherwise noted.)


## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

## Typical Operating Characteristics (continued)

(Typical Operating Circuit, PAV ${ }_{D D}=A V_{D D}=D V_{D D}=H V_{I N}=+3.0 \mathrm{~V}, \mathrm{f}_{\mathrm{RF}}=433.92 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, $\mathrm{IF} \mathrm{BW}=280 \mathrm{kHz}$, data rate $=$ 4 kbps Manchester encoded, frequency deviation $= \pm 50 \mathrm{kHz}, \mathrm{BER}=0.2 \%$ average RF power, unless otherwise noted.)


## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

Typical Operating Characteristics (continued)
(Typical Operating Circuit, PAV ${ }_{D D}=A V_{D D}=D V_{D D}=H V_{I N}=+3.0 \mathrm{~V}, \mathrm{f}_{\mathrm{RF}}=433.92 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, $\mathrm{IF} \mathrm{BW}=280 \mathrm{kHz}$, data rate $=$ 4 kbps Manchester encoded, frequency deviation $= \pm 50 \mathrm{kHz}, \mathrm{BER}=0.2 \%$ average RF power, unless otherwise noted.)

TRANSMITTER




## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

Typical Operating Characteristics (continued)
(Typical Operating Circuit, PAV ${ }_{D D}=A V_{D D}=D V_{D D}=H V_{I N}=+3.0 \mathrm{~V}, \mathrm{fRF}=433.92 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, IF BW $=280 \mathrm{kHz}$, data rate $=$ 4 kbps Manchester encoded, frequency deviation $= \pm 50 \mathrm{kHz}, \mathrm{BER}=0.2 \%$ average RF power, unless otherwise noted.)


## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | PAVDD | Power-Amplifier Supply Voltage. Bypass to GND with $0.01 \mu \mathrm{~F}$ and 220 pF capacitors placed as close to the pin as possible. |
| 2 | ROUT | Envelope-Shaping Output. ROUT controls the power-amplifier envelope's rise and fall times. Connect ROUT to the PA pullup inductor or optional power-adjust resistor. Bypass the inductor to GND as close to the inductor as possible with 680pF and 220pF capacitors as shown in the Typical Application Circuit. |
| 3 | TX/RX1 | Transmit/Receive Switch Throw. Drive T//̄ high to short TX/RX1 to TX/RX2. Drive T/ $\bar{R}$ low to disconnect TX/RX1 from TX/RX2. Functionally identical to TX/RX2. |
| 4 | TX/RX2 | Transmit/Receive Switch Pole. Typically connected to ground. See the Typical Application Circuit. |
| 5 | PAOUT | Power-Amplifier Output. Requires a pullup inductor to the supply voltage (or ROUT if envelope shaping is desired), which may be part of the output-matching network to an antenna. |
| 6 | $A V_{D D}$ | Analog Power-Supply Voltage. $A V_{D D}$ is connected to an on-chip +3.0 V regulator in 5 V operation. Bypass AV $\operatorname{DD}$ to GND with $0.1 \mu \mathrm{~F}$ and 220 pF capacitors placed as close to the pin as possible. |
| 7 | LNAIN | Low-Noise Amplifier Input. Must be AC-coupled. |
| 8 | LNASRC | Low-Noise Amplifier Source for External Inductive Degeneration. Connect an inductor to GND to set the LNA input impedance. |
| 9 | LNAOUT | Low-Noise Amplifier Output. Must be tied to $A V_{D D}$ through a parallel LC tank filter. AC-couple to MIXIN+. |
| 10 | MIXIN+ | Noninverting Mixer Input. Must be AC-coupled to the LNA output. |
| 11 | MIXIN- | Inverting Mixer Input. Bypass to AVDD with a capacitor as close to LNA LC tank filter as possible. |
| 12 | MIXOUT | $330 \Omega$ Mixer Output. Connect to the input of the 10.7 MHz filter. |
| 13 | IFIN- | Inverting $330 \Omega$ IF Limiter Amplifier Input. Bypass to GND with a capacitor. |
| 14 | IFIN+ | Noninverting $330 \Omega$ IF Limiter Amplifier Input. Connect to the output of the 10.7 MHz IF filter. |
| 15 | PDMIN | Minimum-Level Peak Detector for Demodulator Output |
| 16 | PDMAX | Maximum-Level Peak Detector for Demodulator Output |
| 17 | DS- | Inverting Data Slicer Input |
| 18 | DS+ | Noninverting Data Slicer Input |
| 19 | OP+ | Noninverting Op Amp Input for the Sallen-Key Data Filter |
| 20 | DF | Data Filter Feedback Node. Input for the feedback of the Sallen-Key data filter. |
| 21 | RSSI | Buffered Received-Signal-Strength Indicator Output |
| 22 | T/R | Transmit/ $\overline{\text { Receive. Drive high to put the device in transmit mode. Drive low or leave unconnected to }}$ put the device in receive mode. It is internally pulled down. This function is also controlled by a configuration register. |
| 23 | ENABLE | Enable. Drive high for normal operation. Drive low or leave unconnected to put the device into shutdown mode. |
| 24 | DATA | Receiver Data Output/Transmitter Data Input |
| 25 | CLKOUT | Divided Crystal Clock Buffered Output |
| 26 | DV ${ }_{\text {DD }}$ | Digital Power-Supply Voltage. Bypass to GND with $0.01 \mu$ F and 220 pF capacitors placed as close to the pin as possible. |

# Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL 

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 27 | HV IN | High-Voltage Supply Input. For 3V operation, connect HVIN to PAVDD, AV <br> operation, tie only HVIN to 5V. Bypass HVIN to GND with 0.01 $\mu \mathrm{F}$ and 220pF capacitors placed as <br> close to the pin as possible. |
| 28 | $\overline{\mathrm{CS}}$ | Serial Interface Active-Low Chip Select |
| 29 | DIO | Serial Interface Serial Data Input/Output |
| 30 | SCLK | Serial Interface Clock Input |
| 31 | XTAL1 | Crystal Input 1. Bypass to GND if XTAL2 is driven by an AC-coupled external reference. |
| 32 | XTAL2 | Crystal Input 2. XTAL2 can be driven from an AC-coupled external reference. |
| EP | GND | Exposed Paddle. Solder evenly to the board's ground plane for proper operation. |

## Detailed Description

The MAX7032 300 MHz to 450 MHz CMOS transceiver and a few external components provide a complete transmit and receive chain from the antenna to the digital data interface. This device is designed for transmitting and receiving ASK and FSK data. All transmit frequencies are generated by a fractional-N-based synthesizer, allowing for very fine frequency steps in increments of fxtAL / 4096. The receive LO is generated by a traditional integer-N-based synthesizer. Depending on component selection, data rates as high as 33kbps (Manchester encoded) or 66kbps (NRZ encoded) can be achieved.

## Receiver <br> Low-Noise Amplifier (LNA)

The LNA is a cascode amplifier with off-chip inductive degeneration that achieves approximately 30dB of voltage gain that is dependent on both the antenna matching network at the LNA input, and the LC tank network between the LNA output and the mixer inputs.
The off-chip inductive degeneration is achieved by connecting an inductor from LNASRC to AGND. This inductor sets the real part of the input impedance at LNAIN, allowing for a more flexible match for low-input impedance such as a PC board trace antenna. A nominal value for this inductor with a $50 \Omega$ input impedance is 12 nH at 315 MHz and 10 nH at 434 MHz , but the inductance is affected by PC board trace length. LNASRC can be shorted to ground to increase sensitivity by approximately 1 dB , but the input match must then be reoptimized.
The LC tank filter connected to LNAOUT consists of L5 and C9 (see the Typical Application Circuit). Select L5 and C 9 to resonate at the desired RF input frequency. The resonant frequency is given by:

$$
f=\frac{1}{2 \pi \sqrt{\text { LTOTAL } \times \mathrm{C}_{\text {TOTAL }}}}
$$

where Ltotal $=\mathrm{L} 5+$ LPARASItICS and Ctotal $=\mathrm{C} 9+$ Cparasitics.
LPARASItics and Cparasitics include inductance and capacitance of the PC board traces, package pins, mixer input impedance, LNA output impedance, etc. These parasitics at high frequencies cannot be ignored, and can have a dramatic effect on the tank filter center frequency. Lab experimentation must be done to optimize the center frequency of the tank. The total parasitic capacitance is generally between 5 pF and 7 pF .

## Automatic Gain Control (AGC)

When the AGC is enabled, it monitors the RSSI output. When the RSSI output reaches 1.28 V , which corresponds to an RF input level of approximately -55 dBm , the AGC switches on the LNA gain-reduction attenuator. The attenuator reduces the LNA gain by 36dB, thereby reducing the RSSI output by about 540 mV to 740 mV . The LNA resumes high-gain mode when the RSSI output level drops back below 680 mV (approximately -59 dBm at the RF input) for a programmable interval called the AGC dwell time. The AGC has a hysteresis of approximately 4 dB . With the AGC function, the RSSI dynamic range is increased, allowing the MAX7032 to reliably produce an ASK output for RF input levels up to OdBm with a modulation depth of 18dB. AGC is not required and can be disabled in either ASK or FSK mode. AGC is not necessary for FSK mode because large received signal levels do not affect FSK performance.

# Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL 

A Mixer
A unique feature of the MAX7032 is the integrated image rejection of the mixer. This eliminates the need for a costly front-end SAW filter for many applications. The advantage of not using a SAW filter is increased sensitivity, simplified antenna matching, less board space, and lower cost.
The mixer cell is a pair of double-balanced mixers that perform an IQ downconversion of the RF input to the 10.7 MHz intermediate frequency (IF) with low-side injection (i.e., fLO $=\mathrm{f}_{\mathrm{RF}}-\mathrm{f} \mathrm{IF}$ ). The image-rejection circuit then combines these signals to achieve a typical 46 dB of image rejection over the full temperature range. Lowside injection is required as high-side injection is not possible due to the on-chip image rejection. The IF output is driven by a source follower, biased to create a driving impedance of $330 \Omega$ to interface with an off-chip $330 \Omega$ ceramic IF filter. The voltage-conversion gain driving a $330 \Omega$ load is approximately 20 dB . Note that the MIXIN+ and MIXIN- inputs are functionally identical.

## Integer-N Phase-Locked Loop (PLL)

The MAX7032 utilizes a fixed integer-N PLL to generate the receive LO. All PLL components, including the loop filter, VCO, charge pump, asynchronous 24 x divider, and phase-frequency detector are integrated on-chip. The loop bandwidth is approximately 500 kHz . The relationship between RF, IF, and reference frequencies is given by:

$$
f_{R E F}=\left(f R F-f_{I F}\right) / 24
$$

## Intermediate Frequency (IF)

The IF section presents a differential $330 \Omega$ load to provide matching for the off-chip ceramic filter. The internal six AC-coupled limiting amplifiers produce an overall gain of approximately 65dB, with a bandpass filter type response centered near the 10.7 MHz IF frequency with a 3 dB bandwidth of approximately 10 MHz . For ASK data, the RSSI circuit demodulates the IF to baseband by producing a DC output proportional to the log of the IF signal level with a slope of approximately $15 \mathrm{mV} / \mathrm{dB}$. For FSK, the limiter output is fed into a PLL to demodulate the IF. The FSK demodulation slope is approximately $2.0 \mathrm{mV} / \mathrm{kHz}$.

FSK Demodulator
The FSK demodulator uses an integrated 10.7 MHz PLL that tracks the input RF modulation and converts the frequency deviation into a voltage difference. The PLL is illustrated in Figure 1. The input to the PLL comes from the output of the IF limiting amplifiers. The PLL control voltage responds to changes in the frequency of the input signal with a nominal gain of $2.0 \mathrm{mV} / \mathrm{kHz}$. For example, an FSK peak-to-peak deviation of 50 kHz generates


Figure 1. FSK Demodulator PLL Block Diagram
a 100 mV P-P signal on the control line. This control voltage is then filtered and sliced by the baseband circuitry.
The FSK demodulator PLL requires calibration to overcome variations in process, voltage, and temperature. For more information on calibrating the FSK demodulator, see the Calibration section. The maximum calibration time is $150 \mu \mathrm{~s}$. In discontinuous receive (DRX) mode, the FSK demodulator calibration occurs automatically just after the IC exits sleep mode.

## Data Filter

The data filter for the demodulated data is implemented as a 2 nd-order lowpass Sallen-Key filter. The pole locations are set by the combination of two on-chip resistors and two external capacitors. Adjusting the value of the external capacitors changes the corner frequency to optimize for different data rates. The corner frequency in kHz should be set to approximately 3 times the fastest expected Manchester data rate in kbps from the transmitter ( 1.5 times the fastest expected NRZ data rate) for ASK. For FSK, the corner frequency should be set to approximately 2 times the fastest expected Manchester data rate in kbps from the transmitter (1 times the fastest expected NRZ data rate). Keeping the corner frequency near the data rate rejects any noise at higher frequencies, resulting in an increase in receiver sensitivity. Table 1 lists coefficients to calculate CF1 and CF2.

Table 1. Coefficients to Calculate CF1
and CF2

| FILTER TYPE | a | b |
| :---: | :---: | :---: |
| Butterworth <br> $(Q=0.707)$ | 1.414 | 1.000 |
| Bessel <br> $(Q=0.577)$ | 1.3617 | 0.618 |

# Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL 

The configuration shown in Figure 2 can create a Butterworth or Bessel response. The Butterworth filter offers a very flat amplitude response in the passband and a rolloff rate of $40 \mathrm{~dB} /$ decade for the two-pole filter. The Bessel filter has a linear phase response, which works well for filtering digital data. To calculate the value of the capacitors, use the following equations, along with the coefficients in Table 1:

$$
\begin{aligned}
& \mathrm{C}_{\mathrm{F} 1}=\frac{\mathrm{b}}{\mathrm{a}(100 \mathrm{k} \Omega)(\pi)\left(\mathrm{f}_{\mathrm{C}}\right)} \\
& \mathrm{C}_{\mathrm{F} 2}=\frac{\mathrm{a}}{4(100 \mathrm{k} \Omega)(\pi)\left(\mathrm{f}_{\mathrm{C}}\right)}
\end{aligned}
$$

where $\mathrm{f}_{\mathrm{C}}$ is the desired 3 dB corner frequency.
For example, choose a Butterworth filter response with a corner frequency of 5 kHz :

$$
\begin{gathered}
\mathrm{C}_{\mathrm{F} 1}=\frac{1.000}{(1.414)(100 \mathrm{k} \Omega)(3.14)(5 \mathrm{kHz})} \approx 450 \mathrm{pF} \\
\mathrm{C}_{\mathrm{F} 2}=\frac{1.414}{(4)(100 \mathrm{k} \Omega)(3.14)(5 \mathrm{kHz})} \approx 225 \mathrm{pF}
\end{gathered}
$$

Choosing standard capacitor values changes CF1 to 470pF and CF2 to 220pF. In the Typical Application Circuit, $\mathrm{C}_{\mathrm{F} 1}$ and CF2 are named C16 and C17, respectively.

## Data Slicer

The data slicer takes the analog output of the data filter and converts it to a digital signal. This is achieved by using a comparator and comparing the analog input to a threshold voltage. The threshold voltage is set by the voltage on the DS- pin, which is connected to the negative input of the data-slicer comparator.
Numerous configurations can be used to generate the data-slicer threshold. For example, the circuit in Figure 3 shows a simple method using only one resistor and one capacitor. This configuration averages the analog output of the filter and sets the threshold to approximately $50 \%$ of that amplitude. With this configuration, the threshold automatically adjusts as the analog signal varies, minimizing the possibility for errors in the digital data. The values of $R$ and $C$ affect how fast the threshold tracks the analog amplitude. Be sure to keep the corner frequency of the RC circuit much lower (about 10 times) than the lowest expected data rate.
With this configuration, a long string of NRZ zeros or ones can cause the threshold to drift. This configuration works


Figure 2. Sallen-Key Lowpass Data Filter


Figure 3. Generating Data Slicer Threshold Using a Lowpass Filter
best if a coding scheme, such as Manchester coding, which has an equal number of zeros and ones, is used.
Figure 4 shows a configuration that uses the positive and negative peak detectors to generate the threshold. This configuration sets the threshold to the midpoint between a high output and a low output of the data filter.

## Peak Detectors

The maximum peak detector (PDMAX) and minimum peak detector (PDMIN), with resistors and capacitors shown in Figure 4, create DC output voltages equal to the high and low peak values of the filtered ASK or FSK demodulated signals. The resistors provide a path for the capacitors to discharge, allowing the peak detectors to dynamically follow peak changes of the data filter output voltages.

## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL



Figure 4. Generating Data Slicer Threshold Using the Peak Detectors

The maximum and minimum peak detectors can be used together to form a data slicer threshold voltage at a value midway between the maximum and minimum voltage levels of the data stream (see the Data Slicer section and Figure 4). The RC time constant of the peak-detector combining network should be set to at least 5 times the data period.
If there is an event that causes a significant change in the magnitude of the baseband signal, such as an AGC gain switch or a power-up transient, the peak detectors may "catch" a false level. If a false peak is detected, the slicing level is incorrect. The MAX7032 has a feature called peak-detector track enable (TRK_EN), where the peak-detector outputs can be reset (see Figure 5). If TRK_EN is set (logic 1), both the maximum and minimum peak detectors follow the input signal. When TRK_EN is cleared (logic 0), the peak detectors revert to their normal operating mode. The TRK_EN function is automatically enabled for a short time whenever the IC is first powered up, or transitions from transmit to receive mode, or recovers from the sleep portion of DRX mode, or when an AGC gain switch occurs regardless of the bit setting. Since the peak detectors exhibit a fast-attack/slow-decay response, this feature allows for an extremely fast startup or AGC recovery. See Figure 6 for an illustration of a fast-recovery sequence. In addition to the automatic control of this function, the TRK_EN bits can be controlled through the serial interface (see the Serial Control Interface section).

Transmitter
Power Amplifier (PA)
The PA of the MAX7032 is a high-efficiency, opendrain, Class C amplifier. The PA with proper output-


Figure 5. Peak-Detector Track Enable


Figure 6. Fast Receiver Recovery in FSK Mode Utilizing Peak Detectors
matching network can drive a wide range of antenna impedances, which includes a small-loop PC board trace and a $50 \Omega$ antenna. The output-matching network for a $50 \Omega$ antenna is shown in the Typical Application Circuit. The output-matching network suppresses the carrier harmonics and transforms the antenna impedance to an optimal impedance at PAOUT (pin 5). The optimal impedance at PAOUT is $250 \Omega$.
When the output-matching network is properly tuned, the PA transmits power with a high overall efficiency of up to $32 \%$. The efficiency of the PA itself is more than $46 \%$. The output power is set by an external resistor at PAOUT, and is also dependent on the external antenna and antenna-matching network at the PA output.

# Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL 

## Envelope Shaping

The MAX7032 features an internal envelope-shaping resistor, which connects between the open-drain output of the PA and the power supply (see Typical Application Circuit). The envelope-shaping resistor slows the turn-on/turn-off of the PA in ASK mode, and results in a smaller spectral width of the modulated PA output signal.

Fractional-N PLL
The MAX7032 utilizes a fully integrated fractional-N PLL for its transmit frequency synthesizer. All PLL components, including the loop filter, are included on chip. The loop bandwidth is approximately 200 kHz . The 16 bit fractional-N topology allows the transmit frequency to be adjusted in increments of fxtAL / 4096. The fine-frequency-adjustment capability enables the use of a single crystal, as the transmit frequency can be set within 2 kHz of the receive frequency.
The fractional-N topology also allows exact FSK frequency deviations to be programmed, completely eliminating the problems associated with generating frequency deviations by crystal oscillator pulling.
The integer and fractional portions of the PLL divider ratio set the transmit frequency. The example below shows how to calculate fXTAL and how to determine the correct values to be loaded to register TxLOW (register $0 \times 0 \mathrm{D}$ and $0 \times 0 \mathrm{E}$ ) and TxHIGH (registers $0 \times 0 \mathrm{~F}$ and $0 \times 10$ ):
Assume the receiver/ASK transmit frequency $=315 \mathrm{MHz}$, and $\mathrm{IF}=10.7 \mathrm{MHz}$ :

$$
f_{\text {XTAL }}=\frac{\left(f_{R F}-10.7\right)}{24}=12.67917 \mathrm{MHz}
$$

and

$$
\frac{f_{\mathrm{RF}}}{f_{\mathrm{XTAL}}}=24.8439=\text { transmit PLL divider ratio }
$$

Due to the nature of the transmit PLL frequency divider, a fixed offset of 16 must be subtracted from the transmit PLL divider ratio for programming the MAX7032's transmit frequency registers. To determine the value to program the MAX7032's transmit frequency registers, convert the decimal value of the following equation to the nearest hexadecimal value:
$\left(\frac{f_{R F}}{f_{\text {XTAL }}}-16\right) \times 4096=$ decimal value to program
transmit frequency registers
In this example, the rounded decimal value is 36,225 , or 8D81 hexadecimal. The upper byte (8D) is loaded into register 0x0D, and the low byte (81) is loaded into register 0x0E.
In FSK mode, the transmit frequencies equal the upper and lower frequencies that are programmed into the MAX7032's transmit frequency registers. Calculate the upper frequency in the same way as shown above. In ASK mode, the transmit frequency equals the lower frequency that is programmed into the MAX7032's transmit frequency registers.

Power-Supply Connections
The MAX7032 can be powered from a 2.1 V to 3.6 V supply or a 4.5 V to 5.5 V supply. If a 4.5 V to 5.5 V supply is used, then the on-chip linear regulator reduces the 5 V supply to the 3 V needed to operate the chip.
To operate the MAX7032 from a 3 V supply, connect PAVDD, AVDD, DV ${ }_{D D}$, and $H V_{\text {IN }}$ to the $3 V$ supply. When using a 5 V supply, connect the supply to HV IN only and connect $A V_{D D}, P_{A V D}$, and DVDD together. In both cases, bypass DVDD, PAV ${ }_{D D}$ and $H V_{I N}$ to GND with a $0.01 \mu \mathrm{~F}$ and 220 pF capacitor and bypass $\operatorname{AV}$ DD to GND with a $0.1 \mu \mathrm{~F}$ and 220 pF capacitor. Bypass $T / \bar{R}$, ENABLE, DATA, $\overline{C S}$, DIO, and SCLK with 10 pF capacitors to GND. Place all bypass capacitors as close to the respective pins as possible.

## Transmit/Receive Antenna Switch

 The MAX7032 features an internal SPST RF switch, which, when combined with a few external components, allows the transmit and receive pins to share a common antenna (see the Typical Application Circuit). In receive mode, the switch is open and the power amplifier is shut down, presenting a high impedance to minimize the loading of the LNA. In transmit mode, the switch closes to complete a resonant tank circuit at the PA output and forms an RF short at the input to the LNA. In this mode, the external passive components couple the output of the PA to the antenna to protect the LNA input from strong transmitted signals.The switch state is controlled either by an external digital input or by the $T / \bar{R}$ bit, which is bit 6 in the configuration 0 register, $T / \bar{R}$. Drive the $T / \bar{R}$ pin high to put the device in transmit mode; drive the $T / \bar{R}$ pin low to put the device in receive mode.

# Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL 

## Crystal Oscillator (XTAL)

The XTAL oscillator in the MAX7032 is designed to present a capacitance of approximately $3 p F$ between the XTAL1 and XTAL2 pins. In most cases, this corresponds to a 4.5 pF load capacitance applied to the external crystal when typical PC board parasitics are added. It is very important to use a crystal with a load capacitance that is equal to the capacitance of the MAX7032 crystal oscillator plus PC board parasitics. If a crystal designed to oscillate with a different load capacitance is used, the crystal is pulled away from its stated operating frequency, introducing an error in the reference frequency. Crystals designed to operate with higher differential load capacitance always pull the reference frequency higher.
In actuality, the oscillator pulls every crystal. The crystal's natural frequency is really below its specified frequency, but when loaded with the specified load capacitance, the crystal is pulled and oscillates at its specified frequency. This pulling is already accounted for in the specification of the load capacitance.
Additional pulling can be calculated if the electrical parameters of the crystal are known. The frequency pulling is given by:

$$
f_{P}=\frac{C_{m}}{2}\left(\frac{1}{C_{\text {CASE }}+C_{\text {LOAD }}}-\frac{1}{C_{\text {CASE }}+C_{S P E C}}\right) \times 10^{6}
$$

where:
$f_{p}$ is the amount the crystal frequency is pulled in ppm.
$\mathrm{Cm}_{\mathrm{m}}$ is the motional capacitance of the crystal.
CCASE is the case capacitance.
CSPEC is the specified load capacitance.
Cload is the actual load capacitance.
When the crystal is loaded as specified, i.e., CLOAD = CSPEC, the frequency pulling equals zero.

## Serial Control Interface <br> Communication Protocol

The MAX7032 programs through a 3-wire interface. The data input must follow the timing diagrams shown in Figures 7, 8, and 9.
Note that the DIO line must be held LOW while $\overline{\mathrm{CS}}$ is high. This is to prevent the MAX7032 from entering discontinuous receive mode if the DRX bit is high. The data is latched on the rising edge of SCLK, and therefore must be stable before that edge. The data sequencing is MSB first, the command (C[1:0] see Table 2), the register address (A[5:0] see Table 3), and the data ( $\mathrm{D}[7: 0]$ see Table 4).

Table 2. Command Bits

| $\mathbf{C}[1: 0]$ | DESCRIPTION |
| :---: | :---: |
| $0 \times 0$ | No operation |
| $0 \times 1$ | Write data |
| $0 \times 2$ | Read data |
| $0 \times 3$ | Master reset |



Figure 7. Serial Interface Timing Diagram

## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

## Table 3. Register Summary

| REGISTER A[5:0] | REGISTER NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 0x00 | Power configuration | Enables/disables the LNA, AGC, mixer, baseband, peak detectors, PA, and RSSI output (see Table 5). |
| 0x01 | Control | Controls AGC lock, gain state, peak-detector tracking, polling timer and FSK calibration, clock signal output, and sleep mode (see Table 6). |
| $0 \times 02$ | Configuration0 | Sets options for modulation, TX/RX mode, manual-gain mode, discontinuous receive mode, off-timer and on-timer prescalers (see Table 7). |
| 0x03 | Configuration1 | Sets options for automatic FSK calibration, clock output, output clock divider ratio, AGC dwell timer (see Tables 8, 10, 11, and 12). |
| 0x05 | Oscillator frequency | Sets the internal clock frequency divisor. This register must be set to the integer result of fxtal / 100kHz (see the Oscillator Frequency Register section). |
| 0x06 | Off timer-toff (upper byte) | Sets the duration that the MAX7032 remains in low-power mode when DRX is active (see Table 12). |
| 0x07 | Off timer-toff (lower byte) |  |
| 0x08 | CPU recovery timer-tcPu | Increases maximum time the MAX7032 stays in lower power mode while CPU wakes up when DRX is active (see Table 13). |
| 0x09 | RF settling timer-tRF (upper byte) | During the time set by the RF settling timer, the MAX7032 is powered on with the peak detectors and the data outputs disabled to allow time for the RF section to settle. DIO must be driven low at any time during tLow $=$ tCPU + tRF + ton or the timer sequence restarts (see Table 14). |
| 0x0A | RF settling timer-tRF (lower byte) |  |
| 0x0B | On timer-ton (upper byte) | Sets the duration that the MAX7032 remains in active mode when DRX is active (see Table 15). |
| 0x0C | On timer-ton (lower byte) |  |
| 0x0D | Transmitter low-frequency setting-TxLOW (upper byte) | Sets the low frequency (FSK) of the transmitter or the carrier frequency of ASK for the fractional-N synthesizer. |
| 0x0E | Transmitter low-frequency setting-TxLOW (lower byte) |  |
| 0xOF | Transmitter high-frequency setting-TxHIGH (upper byte) | Sets the high frequency (FSK) of the transmitter for the fractional-N synthesizer. |
| $0 \times 10$ | Transmitter high-frequency setting-TxHIGH (lower byte) |  |
| 0x1A | Status register (read only) | Provides status for PLL lock, AGC state, crystal operation, polling timer, and FSK calibration (see Table 9). |

## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL



Figure 8. Data Input Diagram


Figure 9. Read Command on a 3-Wire Serial Interface

DIO is selected as an output of the MAX7032 for the following $\overline{\mathrm{CS}}$ cycle whenever a READ command is received. The CPU must tri-state the DIO line on the cycle of $\overline{\mathrm{CS}}$ that follows a read command, so the MAX7032 can drive the data output line. Figure 9 shows the diagram of the 3 -wire interface. Note that the user can choose to send either 16 cycles of SLCK or just eight cycles as all the registers are 8 -bits wide. The
user must drive DIO low at the end of the read sequence.
The MASTER RESET command (0x3) (see Table 2) sends a reset signal to all the internal registers of the MAX7032 just like a power-off and power-on sequence would do. The reset signal remains active for as long as $\overline{\mathrm{CS}}$ is high after the command is sent.

# Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL 

## Table 4. Register Configuration

| NAME (ADDRESS) | DATA |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| POWER[7:0] (0x00) | LNA | AGC | MIXER | BaseB | PkDet | PA | RSSIO | X |
| CONTRL[7:0] (0x01) | AGCLK | GAIN | TRK_EN | - | PCAL | FCAL | CKOUT | SLEEP |
| CONFO[7:0] (0x02) | Mode | T/ $\bar{R}$ | MGAIN | DRX | OFPS1 | OFPSO | ONPS1 | ONPSO |
| CONF1[7:0] (0x03) | - | ACAL | CLKOF | CDIV1 | CDIV0 | DT2 | DT1 | DT0 |
| OSC[7:0] (0x05) | OSC7 | OSC6 | OSC5 | OSC4 | OSC3 | OSC2 | OSC1 | OSC0 |
| toff[15:8] (0x06) | toff 15 | toff 14 | toff 13 | toff 12 | toff 11 | toff 10 | toff 9 | toff 8 |
| toff [7:0] (0x07) | toff 7 | toff 6 | toff 5 | toff 4 | toff 3 | toff 2 | toff 1 | toff 0 |
| tcpu[7:0] (0x08) | tcpu 7 | tCPU 6 | tCPU 5 | tCPU 4 | tCPu 3 | tCPu 2 | tCPU 1 | tcpu 0 |
| tRF[15:8] (0x09) | trF 15 | tRF 14 | trF 13 | tRF 12 | tRF 11 | trF 10 | tRF 9 | trF 8 |
| tRF [7:0] (0x0A) | trF 7 | tRF 6 | tRF 5 | trF 4 | trF 3 | trF 2 | tRF 1 | trF 0 |
| ton[15:8] (0x0B) | ton 15 | ton 14 | ton 13 | ton 12 | ton 11 | ton 10 | ton 9 | ton 8 |
| ton [7:0] (0x0C) | ton 7 | ton 6 | ton 5 | ton 4 | ton 3 | ton 2 | ton 1 | ton 0 |
| TxLOW[15:8] (0x0D) | TxL15 | TxL14 | TxL13 | TxL12 | TxL11 | TxL10 | TxL9 | TxL8 |
| TxLOW[7:0] (0x0E) | TxL7 | TxL6 | TxL5 | TxL4 | TxL3 | TxL2 | TxL1 | TxL0 |
| TxHIGH[15:8] (0x0F) | TxH15 | TxH14 | TxH13 | TxH12 | TxH11 | TxH10 | TxH9 | TxH8 |
| TxHIGH[7:0] (0x10) | TxH7 | TxH6 | TxH5 | TxH4 | TxH3 | TxH2 | TxH1 | TxH0 |
| STATUS[7:0] (0x1A) | LCKD | GAINS | CLKON | 0 | 0 | 0 | PCALD | FCALD |

Continuous Receive Mode (DRX = 0)
In continuous receive mode, individual analog modules can be powered on directly through the power configuration register (register 0x00). The SLEEP bit (bit 0 in register 0x01) overrides the power configuration registers and puts the device into deep-sleep mode when set. It is also necessary to write the frequency divisor of the external crystal in the oscillator frequency register (register 0x05) to optimize image rejection and to enable accurate calibration sequences for the polling timer and the FSK demodulator. This number is the integer result of fXTAL / 100kHz.
If the FSK receive function is selected, it is necessary to perform an FSK calibration to allow operation; otherwise, the demodulator is saturated. Polling timer calibration is not necessary. See the Calibration section for more information.

## Discontinuous Receive Mode (DRX = 1)

In the discontinuous receive mode ( $D R X=1$ ), the receiver modules set to logic 1 by the power register (0x00) of the MAX7032 toggle between OFF and ON, according to internal timers toff, tCPU, trf, and ton. It
is also necessary to write the frequency divisor of the external crystal in the oscillator frequency register (register $0 \times 05$ ). This number is the integer result of fXTAL / 100 kHz . Before entering the discontinuous receive mode for the first time, it is also necessary to calibrate the timers (see the Calibration section).
The MAX7032 uses a series of internal timers (tofF, tCPU, tRF, and tON) to control its power-up sequence. The timer sequence begins when both $\overline{\mathrm{CS}}$ and DIO are one. The MAX7032 has an internal pullup on the DIO pin, so the user must tri-state the DIO line when $\overline{\mathrm{CS}}$ goes high.
The external CPU can then go to a sleep mode during tOFF. A high-to-low transition on DIO, or a low level on DIO serves as the wake-up signal for the CPU, which must then start its wake-up procedure, and drive DIO low before tLOW expires (tCPU + tRF + ton). Once trF expires and ton is active, the MAX7032 enables the data output. The CPU must then keep DIO low for as long as it may need to analyze any received data. Releasing DIO after toN expires causes the MAX7032 to pull up DIO, reinitiating the tOFF timer.

## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

Table 5. Power-Configuration Register (Address: 0x00)

| BIT ID | BIT NAME | BIT LOCATION (0 = LSB) | FUNCTION |
| :---: | :--- | :---: | :--- |
| LNA | LNA enable | 7 | $1=$ Enable LNA <br> $0=$ Disable LNA |
| AGC | AGC enable | 6 | $1=$ Enable AGC <br> $0=$ Disable AGC |
| MIXER | Mixer enable | 5 | $1=$ Enable mixer <br> $0=$ Disable mixer |
| BaseB | Baseband enable | 4 | $1=$ Enable baseband <br> $0=$ Disable baseband |
| PkDet | Peak-detector enable | 3 | $1=$ Enable peak detector <br> $0=$ Disable peak detector |
| PA | Transmitter PA enable | 2 | $1=$ Enable PA <br> $0=$ Disable PA |
| RSSIO | RSSI amplifier enable | 1 | $1=$ Enable buffer <br> $0=$ Disable buffer |
| $X$ | None | 0 | Not used |

Table 6. Control Register (Address: 0x01)

| BIT ID | BIT NAME | BIT LOCATION (0 = LSB) | FUNCTION |
| :---: | :--- | :---: | :--- |
| AGCLK | AGC locking feature | 7 | $1=$ Enable AGC lock <br> $0=$ Disable AGC lock |
| GAIN | Gain state | 6 | $1=$ Force manual high-gain state if MGAIN $=1$ <br> $0=$ Force manual low-gain state if MGAIN $=1$ |
| TRK_EN | Manual peak-detector <br> tracking | 5 | $1=$ Force manual peak-detector tracking <br> $0=$ Release peak-detector tracking |
| X | None | 4 | Not used |
| PCAL | Polling timer calibration | 2 | $1=$ Perform polling timer calibration <br> Automatically reset to zero once calibration is completed |
| FCAL | FSK calibration | 1 | $1=$ Perform FSK calibration <br> Automatically reset to zero once calibration is completed |
| CKOUT | Crystal clock output enable | 0 | $1=$ Enable crystal clock output <br> $0=$ Disable crystal clock output |
| SLEEP | Sleep mode | $1=$ Deep-sleep mode, regardless the state of <br> ENABLE pin <br> $0=$ Normal operation |  |

## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

Table 7. Configuration 0 Register (Address: 0x02)

| BIT ID | BIT NAME | BIT LOCATION (0 = LSB) | FUNCTION |
| :---: | :--- | :---: | :--- |
| MODE | FSK or ASK modulation | 7 | $1=$ Enable FSK for both receive and <br> transmit <br> $0=$ Enable ASK for both receive and <br> transmit |
| T/ $\bar{R}$ | Transmit or receive | 6 | $1=$ Enable transmit mode of the <br> transceiver, regardless the state of pin <br> T/ $\bar{R}$ <br> $0=$ Enable receive mode of the transceiver <br> when pin $T / \bar{R}=0$ |
| MGAIN | Manual gain mode | 5 | $1=$ Enable manual-gain mode <br> $0=$ Disable manual-gain mode |
| DRX | Discontinuous receive <br> mode | 4 | $1=$ Enable DRX <br> $0=$ Disable DRX |
| OFPS1 | Off-timer prescaler | 3 | Sets the time base for the off timer (see the <br> Off Timer section) |
| OFPS0 | Off-timer prescaler | 2 | Sets the time base for the on timer (see the <br> ONPS1 |
| On-timer prescaler | 1 | On Timer section) |  |

Table 8. Configuration 1 Register (Address: 0x03)

| BIT ID | BIT NAME | BIT LOCATION (0 = LSB) | FUNCTION |
| :---: | :--- | :---: | :--- |
| X | None | 7 | Not used |
| ACAL | Automatic FSK calibration | 6 | $1=$ Enable automatic FSK calibration <br> approximately once every 60s <br> $0=$ Disable automatic FSK calibration |
| CLKOF | Continuous clock output <br> (even during tofF or when <br> EN pin is low) | 5 | 1 = Enable continuous clock output when CKOUT <br> = <br> = Continuous clock output; if CKOUT = 1, clock <br> output is active during TON (DRX mode) or when <br> EN pin is high (continuous receive mode) |
| CDIV1 | Crystal divider | 4 | CLKOUT crystal-divider MSB |
| CDIV0 | Crystal divider | 3 | CLKOUT crystal-divider LSB |
| DT2 | AGC dwell timer | 2 | AGC dwell timer MSB |
| DT1 | AGC dwell timer | 1 | AGC dwell timer |
| DT0 | AGC dwell timer | 0 | AGC dwell timer LSB |

## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

Table 9. Status Register (Read Only) (Address: 0x1A)

| BIT ID | BIT NAME | BIT LOCATION <br> $\mathbf{( 0 = \text { LSB } )}$ | FUNCTION |
| :---: | :--- | :---: | :--- |
| LCKD | Lock detect | 7 | $1=$ Internal PLL is locked <br> $0=$ Internal PLL is not locked so the <br> MAX7032 does not receive or transmit data |
| GAINS | AGC gain state | 6 | $1=$ LNA in high-gain state <br> $0=$ LNA in low-gain state |
| CLKON | Clock/crystal alive | 5 | $1=$ Valid clock at crystal inputs <br> $0=$ No valid clock signal seen at the crystal <br> inputs |
| X | None | 4 | Zero |
| $X$ | None | 3 | Zero |
| X | None | 2 | $1=$ Polling timer calibration is completed <br> $0=$ Polling timer calibration is in progress or <br> not completed |
| PCALD | Polling timer calibration <br> done | 1 | $1=$ FSK calibration is completed <br> $0=$ FSK calibration is in progress or not <br> completed |
| FCALD | FSK calibration done | 0 |  |

## Table 10. Clock Output Divider Ratio Configuration

| CKOUT | CDIV1 | CDIV0 | CLOCKOUT <br> FREQUENCY |
| :---: | :---: | :---: | :--- |
| 0 | X | X | Disabled at logic 0 |
| 1 | 0 | 0 | fxTAL |
| 1 | 0 | 1 | $\mathrm{fXTAL} / 2$ |
| 1 | 1 | 0 | $\mathrm{fXTAL} / 4$ |
| 1 | 1 | 1 | $\mathrm{fXTAL} / 8$ |

Oscillator Frequency Register (Address 0x05)
The MAX7032 has an internal frequency divider that divides down the crystal frequency to 100 kHz . The MAX7032 uses the 100 kHz clock signal when calibrating itself and also to set image-rejection frequency. The
hexadecimal value written to the oscillator frequency register is the nearest integer result of fXTAL / 100kHz.
For example, if data is being received at 315 MHz , the crystal frequency is 12.67917 MHz . Dividing the crystal frequency by 100 kHz and rounding to the nearest integer gives 127, or 0x7F hex. So for 315 MHz , 0x7F would be written to the oscillator frequency register.

## AGC Dwell Timer (Address 0x03)

The AGC dwell timer holds the AGC in low-gain state for a set amount of time after the power level drops below the AGC switching threshold. After that set amount of time, if the power level is still below the AGC threshold, the LNA goes into high-gain state. This is important for ASK since the modulated data may have a high level above the threshold and a low level below the threshold, which without the dwell timer would cause the AGC to switch on every bit.

# Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL 

The AGC dwell time is dependent on the crystal frequency and the bit settings of the AGC dwell timer. To calculate the dwell time, use the following equation:

$$
\text { Dwell Time }=\frac{2^{K}}{f_{\text {XTAL }}}
$$

where $K$ is an odd integer in decimal from 9 to 23; see Table 11.
To calculate the value of K , use the following equation and use the next odd integer higher than the calculated result:

$$
K \geq 3.3 \times \log _{10}(\text { Dwell Time } \times \text { fxtAL })
$$

For Manchester Code (50\% duty cycle), set the dwell time to at least twice the bit period. For NRZ data, set the dwell to greater than the period of the longest string of zeros or ones. For example, using Manchester Code at $315 \mathrm{MHz}(\mathrm{fxTAL}=12.679 \mathrm{MHz})$ with a data rate of 4 kbps (bit period $=125 \mu \mathrm{~s}$ ), the dwell time needs to be greater than 250 s s:

$$
K \geq 3.3 \times \log _{10}(250 \mu \mathrm{~s} \times 12.679 \mathrm{MHz}) \approx 11.553
$$

Choose the register value to be the next odd integer value higher than 11.553 , which is $K=13$. The default value of the AGC dwell timer on power-up or rest is zero $(K=9)$.

Table 11. AGC Dwell Timer Configuration (Address 0x03)

| DT2 | DT1 | DT0 | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | $\mathrm{~K}=9$ |
| 0 | 0 | 1 | $\mathrm{~K}=11$ |
| 0 | 1 | 0 | $\mathrm{~K}=13$ |
| 0 | 1 | 1 | $\mathrm{~K}=15$ |
| 1 | 0 | 0 | $\mathrm{~K}=17$ |
| 1 | 0 | 1 | $\mathrm{~K}=19$ |
| 1 | 1 | 0 | $\mathrm{~K}=21$ |
| 1 | 1 | 1 | $\mathrm{~K}=23$ |

## Calibration

The MAX7032 must be calibrated to ensure accurate timing of the off timer in discontinuous receive mode or when receiving FSK signals. The first step in calibration is ensuring that the oscillator frequency register (register: $0 \times 05$ ) has been programmed with the correct divisor value (see the Oscillator Frequency Register section). Next, enable the mixer to turn the crystal driver on.
Calibrate the polling timer by setting PCAL $=1$ in the control register (register 0x01, bit 3). Upon completion, the PCALD bit in the status register (register $0 \times 1 \mathrm{~A}$, bit 1) is 1 , and the PCAL bit is reset to zero. If using the MAX7032 in continuous receive mode, polling timer calibration is not needed.
To calibrate the FSK receiver, set FCAL = 1. Upon completion, the FCALD bit in the status register (register $0 \times 08$ ) is one, and the FCAL bit is reset to zero.
When in continuous receive mode and receiving FSK data, recalibrate the FSK receiver after a significant change in temperature or supply voltage. An autocal feature is provided that performs a calibration every minute (ACAL bit, Table 8). When in discontinuous receive mode, the polling timer and FSK receiver (if enabled) are automatically calibrated every wake-up cycle.

## Off Timer (tOFF)

The off timer, tOFF (see Figure 10), is a 16-bit timer that is configured using register $0 \times 06$ for the upper byte, register 0x07 for the lower byte, and bits OFPS1 and OFPSO in the configuration 0 register (register 0x02, bit 3 and bit 2, respectively). Table 12 summarizes the configuration of the tOFF timer. The OFPS1 and OFPS0 bits set the size of the shortest time possible (toff time base). The data written to the tOFF registers (register $0 \times 06$ and register $0 \times 07$ ) are multiplied by the time base to give the total toff time. See the example below. On power-up, the off-timer registers are reset to zero and must be written before using DRX mode.

Table 12. Off-Timer (tOFF) Configuration

| OFPS1 | OFPS0 | tofF <br> TIME BASE | MIN toFF <br> REG 0x06 = 0x00; <br> REG 0x07 = 0x01 | MAX tofF <br> REG 0x06 = 0xFF; <br> REG 0x07 = 0xFF |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | $120 \mu \mathrm{~s}$ | $120 \mu \mathrm{~s}$ | 7.86 s |
| 0 | 1 | $480 \mu \mathrm{~s}$ | $480 \mu \mathrm{~s}$ | 31.46 s |
| 1 | 0 | $1920 \mu \mathrm{~s}$ | 1.92 ms | 2 min 6 s |
| 1 | 1 | $7680 \mu \mathrm{~s}$ | 7.68 ms | 8 min 23 s |

## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL



Figure 10. DRX Mode Sequence of the MAX7032

Set OFPS1 to be 1 and OFPS0 to be 1. That sets the tOFF time base ( 1 LSB ) to be $7680 \mu \mathrm{~s}$. Set REG $0 \times 06$ and REG $0 \times 07$ to be FFFF, which is 65535 in decimal. Therefore, the total tofF is:

$$
\text { toFF }=7680 \mu \mathrm{~s} \times 65535=8 \mathrm{~min} 23 \mathrm{~s}
$$

During toFF, the MAX7032 is operating with very low supply current ( $23.4 \mu \mathrm{~A}$ typ), where all its modules are turned off, except for the toff timer itself. Upon completion of the toff time, the MAX7032 signals the user by asserting DIO low.

## CPU Recovery Timer (tcPU)

The CPU recovery timer, tCPU (see Figure 10) is used to delay power up of the MAX7032, thereby providing extra power savings and giving the CPU time to complete its own power-on sequence. The CPU is signaled to begin powering up when the DIO line is pulled low by the MAX7032 at the end of toff. Then, tcpu begins counting, while DIO is held low by the MAX7032. At the end of tCPU, the tRF counter begins.
tCPU is an 8-bit timer, configured through register 0x08. The possible tcPu settings are summarized in Table 13. The data written to the tCPU register (register 0x08) is multiplied by $120 \mu$ s to give the total tcPu time. See the example below. On power-up, the CPU timer register is reset to zero and must be written before using DRX mode.
Set REG $0 \times 08$ to be FF in hex, which is 255 in decimal. Therefore, the total tcPu is:

$$
\mathrm{tCPU}=120 \mu \mathrm{~s} \times 255=30.6 \mathrm{~ms}
$$

RF Settling Timer (tra)
The RF settling timer, tRF (see Figure 10), allows the RF sections of the MAX7032 to power up and stabilize before ASK or FSK data is received. tRF begins counting once tCPU has expired. At the beginning of tRF, the modules selected in the power control register (register $0 \times 00$ ) are all powered up and the peak detectors are in the track mode and have the tRF period to settle.
tRF is a 16-bit timer, configured through register $0 \times 09$ (upper byte) and register 0x0A (lower byte). The possible tRF settings are listed in Table 14. The data written to the tRF register (register $0 \times 09$ and register $0 \times 0 \mathrm{~A}$ ) are multiplied by $120 \mu$ s to give the total tRF time. See the example in the CPU Recovery Time (tCPU) section. On power-up, the RF timer registers are reset to zero and must be written before using DRX mode.

Table 13. CPU Recovery Timer (tCPU) Configuration

| TIME BASE <br> $(\boldsymbol{\mu s})$ | MIN tCPU <br> REG 0x08 = 0x01 <br> $(\boldsymbol{\mu s})$ | MAX tCPU <br> REG 0x08 = 0xFF <br> $(\mathbf{m s})$ |
| :---: | :---: | :---: |
| 120 | 120 | 30.6 |

## Table 14. RF Settling Timer (trf) Configuration

| trf TIME BASE ( $\mu \mathrm{s}$ ) | $\begin{gathered} \text { MIN tRF } \\ \text { REG } 0 \times 09=0 \times 00 \\ \text { REG } 0 \times 0 A=0 \times 01 \\ (\mu \mathrm{~s}) \end{gathered}$ | MAX $\mathrm{t}_{\mathrm{RF}}$ <br> REG $0 \times 09=0 \times F F$ <br> REG 0x0A = 0xFF <br> (s) |
| :---: | :---: | :---: |
| 120 | 120 | 7.86 |

# Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL 

## Table 15. On-Timer (ton) Configuration

| ONPS1 | ONPSO | ton TIME BASE | MIN ton <br> REG 0x0B = 0x00 <br> REG 0x0C = 0x01 | MAX ton <br> REG 0x0B = 0xFF <br> REG 0x0C = 0xFF |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | $120 \mu \mathrm{~s}$ | $120 \mu \mathrm{~s}$ | 7.86 s |
| 0 | 1 | $480 \mu \mathrm{~s}$ | $480 \mu \mathrm{~s}$ | 31.46 s |
| 1 | 0 | $1920 \mu \mathrm{~s}$ | $1.92 \mu \mathrm{~s}$ | 2 min 6 s |
| 1 | 1 | $7680 \mu \mathrm{~s}$ | $7.68 \mu \mathrm{~s}$ | 8 min 23 s |

## On Timer (ton)

The on timer, ton (see Figure 10), is a 16 -bit timer that is configured through register 0x0B for the upper byte, register 0x0C for the lower byte (Table 15). The information stored in this timer provides an additional way to control the duration of the on time of the receiver.
The CPU must begin driving DIO low any time during tLOw $=$ tCPU + tRF + ton. If the CPU fails to drive DIO low at the end of toN, DIO is pulled high through the internal pullup resistor, and the time sequence is restarted, leaving the MAX7032 powered down. Any time the DIO line is driven high while the $D R X=1$, the DRX sequence is initiated, as defined in Figure 10. In the event that the CPU is processing data, after toN expires, the CPU should keep the MAX7032 awake by holding the DIO line low.
The data written to the ton register (register 0xOB and register $0 \times 0 \mathrm{C}$ ) are multiplied by the ton time base (Table 15) to give the total ton time. See the example in the Off Timer (tOFF) section. On power-up, the on-timer register is reset to zero and must be written before using DRX mode.

Transmitter Low-Frequency Register (TxLOW) The TxLOW register sets the divider information of the fractional-N synthesizer for the lower transmit frequency in FSK mode. See the example given in the Fractional-N PLL section. In ASK mode, TxLOW determines the carrier frequency.

Transmitter High-Frequency Register (TxHIGH)
The TxHIGH register sets the divider information of the fractional-N synthesizer for the upper transmit frequency in the FSK mode. In ASK mode, the content of TxHIGH is not used. The 16 -bit register contains the binary representation of the Tx PLL divider ratio, which is shown in the example in the Fractional-N PLL section.

## Applications Information

## Output Matching to $50 \Omega$

When matched to a $50 \Omega$ system, the MAX7032's PA is capable of delivering +10 dBm of output power at VDD $=+2.7 \mathrm{~V}$. The output of the PA is an open-drain transistor that requires external impedance matching and pullup inductance for proper biasing. The pullup inductance from the PA to PAVDD serves three main purposes: it resonates the capacitive PA output, provides biasing for the PA, and becomes a high-frequency choke to prevent RF energy from coupling into VDD. The network also forms a bandpass filter that provides attention for the higher order harmonics.

## Output Matching to PC Board Loop Antenna

In most applications, the MAX7032 must be impedance matched to a small-loop antenna. The antenna is usually fabricated out of a copper trace on a PC board in a rectangular, circular, or square pattern. The antenna has an impedance that consists of a lossy component and a radiative component. To achieve high radiating efficiency, the radiative component should be as high as possible, while minimizing the lossy component. In addition, the loop antenna has an inherent loop inductance associated with it (assuming the antenna is terminated to ground). For example, in a typical application, the radiative impedance is less than $0.5 \Omega$, the lossy impedance is less than $0.7 \Omega$, and the inductance is approximately 50 nH to 100 nH .

## Layout Considerations

A properly designed PC board is an essential part of any RF/microwave circuit. On high-frequency inputs and outputs, use controlled-impedance lines and keep them as short as possible to minimize losses and radiation. At high frequencies, trace lengths that are on the order of $\lambda / 10$ or longer act as antennas, where $\lambda$ is the wavelength.

## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

Keeping the traces short also reduces parasitic inductance. Generally, 1in of PC board trace adds about 20 nH of parasitic inductance. The parasitic inductance can have a dramatic effect on the effective inductance of a passive component. For example, a 0.5 in trace connecting to a 100 nH inductor adds an extra 10 nH of inductance, or 10\%.

To reduce parasitic inductance, use wider traces and a solid ground or power plane below the signal traces. Also, use low-inductance connections to the ground plane, and place decoupling capacitors as close to all VDD pins and HVIN as possible.

Typical Application Circuit


## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

Table 16. Component Values for Typical Application Circuit

| COMPONENT | VALUE FOR 433.92MHz RF | VALUE FOR 315MHz RF | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| C1 | 220pF | 220pF | 10\% |
| C2 | 680pF | 680pF | 10\% |
| C3 | 6.8 pF | 12pF | 5\% |
| C4 | 6.8pF | 10pF | 5\% |
| C5 | 10pF | 22pF | 5\% |
| C6 | 220pF | 220pF | 10\% |
| C7 | $0.1 \mu \mathrm{~F}$ | $0.1 \mu \mathrm{~F}$ | 10\% |
| C8 | 100pF | 100pF | 5\% |
| C9 | 1.8pF | 2.7 pF | $\pm 0.1 \mathrm{pF}$ |
| C10 | 100pF | 100pF | 5\% |
| C11 | 220pF | 220pF | 10\% |
| C12 | 100pF | 100 pF | 5\% |
| C13 | 1500pF | 1500pF | 10\% |
| C14 | $0.047 \mu \mathrm{~F}$ | 0.047 $\mu \mathrm{F}$ | 10\% |
| C15 | $0.047 \mu \mathrm{~F}$ | $0.047 \mu \mathrm{~F}$ | 10\% |
| C16 | 470pF | 470pF | 10\% |
| C17 | 220pF | 220pF | 10\% |
| C18 | 220pF | 220pF | 10\% |
| C19 | 0.01 F | 0.01 F | 10\% |
| C20 | 100pF | 100pF | 5\% |
| C21 | 100pF | 100pF | 5\% |
| C22 | 220pF | 220pF | 10\% |
| C23 | $0.01 \mu \mathrm{~F}$ | $0.01 \mu \mathrm{~F}$ | 10\% |
| C24 | $0.01 \mu \mathrm{~F}$ | 0.01 F | 10\% |
| L1 | 22 nH | 27 nH | Coilcraft 0603CS |
| L2 | 22 nH | 30nH | Coilcraft 0603CS |
| L3 | 22 nH | 30 nH | Coilcraft 0603CS |
| L4 | 10nH | 12 nH | Coilcraft 0603CS |
| L5 | 16nH | 30nH | Murata LQW18A |
| L6 | 68nH | 100nH | Coilcraft 0603CS |
| R1 | $100 \mathrm{k} \Omega$ | $100 \mathrm{k} \Omega$ | 5\% |
| R2 | $100 \mathrm{k} \Omega$ | $100 \mathrm{k} \Omega$ | 5\% |
| R3 | $0 \Omega$ | $0 \Omega$ | - |
| Y1 | 17.63416 MHz | 12.67917 MHz | Crystal, 4.5pF load capacitance |
| Y2 | 10.7MHz ceramic filter | 10.7MHz ceramic filter | Murata SFECV10.7 series |

Note: Component values vary depending on PC board layout.

## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

Functional Diagram


## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

Pin Configuration


PROCESS: CMOS

## Low-Cost, Crystal-Based, Programmable, ASK/FSK Transceiver with Fractional-N PLL

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

